

# MOSTEK®

## Z80 MICROCOMPUTER SYSTEM Micro-Reference Manual

### Field Support Offices

#### EAST

\*500 Office Center  
Fort Washington Ind. Park  
Fort Washington, Pennsylvania 19034  
215/628-9050

\*60 Turner Street  
Waltham, Massachusetts 02154  
617/899-9107

\*Exchange Bank Building  
1111 North Westshore Blvd.  
Suite 414  
Tampa, Florida 33607  
813/676-1304

\*34 West Putnam  
2nd Floor  
Greenwich, Conn. 06830  
203/622-0955

#### CENTRAL

\* 701 East Irving Park Blvd.  
Suite 206  
Rosalie, Illinois 60172  
312/529-3993

5100 Edina Ind. Blvd.  
Edina, Minnesota 55435  
612/835-7303

\*228 Byers Road  
Suite 105  
Miamisburg, Ohio 45342  
513/966-3405

#### WEST

\*17870 Skyspark Circle  
Suite 104  
Irvine, California 92714  
714/549-0397



13300 Branchview Lane  
Farmers Branch, Texas 75234  
214/243-1017

\*2025 Gateway Place  
Suite 268  
San Jose, California 95011  
408/287-5081

8828 North Central Avenue  
Suite 201  
Phoenix, Arizona 85020  
602/997-7573

\*Offices that offer Field Application Engineering assistance.

Technical data is also available from your local MOSTEK  
representative or distributor. Please call!!!



**Z80-CPU REGISTER CONFIGURATION**

**MOSTEK®**  
**Z80-F8** Covering the full  
**3870** spectrum of  
microcomputer applications.

1215 W. Crosby Rd. • Carrollton, Texas 75006 • 214/242-0444  
In Europe, contact: MOSTEK GmbH, Talstrasse 172  
D 7024 Filderstadt-1, W. Germany • Tele: (0711) 701096

Mostek reserves the right to make changes in specifications at any time and without notice. The information furnished by Mostek in this publication is believed to be accurate and reliable. However, no responsibility is assumed by Mostek for its use; nor for any infringements of patents or other rights of third parties resulting from its use. No license is granted under any patents or patent rights of Mostek.

PRINTED IN USA February 1978  
Publication No. MK78516

Copyright 1978 by Mostek Corporation  
All rights reserved

## SUMMARY OF FLAG OPERATION

Instruction	D7			D0			Comments
	S	Z	H	P	V	N	
ADD A, I; ADC A, I	■	■	X	■	V	0	8-bit add or add with carry
SUB I; SBC A, I; CP I; NEG	■	■	X	■	V	1	8-bit subtract, subtract with carry, compare and negate accumulator
AND I	■	■	X	1	X	0	
OR I; XOR I	■	■	X	0	X	0	Logical operations
INC I	■	■	X	1	X	0	■ 8-bit increment
DEC I	■	■	X	1	X	1	■ 8-bit decrement
ADD DD, SS	●	●	X	X	X	●	16-bit add
ADC HL, SS	●	●	X	X	X	0	16-bit add with carry
SBC HL, SS	●	●	X	X	X	1	16-bit subtract with carry
RLA; RLC; RRA; RRCA	●	●	X	0	X	●	Rotate accumulator
RL I; RLC I; RR I; RRCA I;	●	●	X	0	X	P	Rotate and shift locations
SLA I; SRA I; SRL I							
RLD; RRD	●	●	X	0	X	P	■ Rotate digit left and right
DAA	●	●	X	1	X	P	■ Decimal adjust accumulator
CPL	●	●	X	1	X	●	■ Complement accumulator
SCF	●	●	X	0	X	●	Set carry
CCF	●	●	X	X	X	●	■ Complement carry
IN I, (I)	●	●	X	0	X	P	■ Input register indirect
INI; IND; OUTI; OUTD	X	●	X	X	X	1	■ Block input and output
INIR; INDR; OTIR; OTDR	X	1	X	X	X	1	■ Z = 0 if B ≠ 0 otherwise Z = 1
LDI; LDD	X	X	X	0	X	I	■ Block transfer instructions
LDIR; LDOR	X	X	X	0	X	O	■ P/V = 1 if BC ≠ 0, otherwise P/V = 0
CPI; CPIR; CPD; CPDR	X	I	X	X	X	I	■ Block search instructions Z = 1 if A = (HL), otherwise Z = 0 P/V = 1 if BC ≠ 0, otherwise P/V = 0
LD A, I; LD A, R	I	I	X	0	X	IFF	● The content of the interrupt enable flip-flop (IFF) is copied into the P/V flag
BIT b, s	X	I	X	1	X	0	● The state of bit b of location s is copied into the Z flag

The following notation is used in this table:

Symbol	Operation
C	Carry-link flag. C=1 if the operation produced a carry from the MSB of the operand or result.
Z	Zero flag. Z=1 if the result of the operation is zero.
S	Sign flag. S=1 if the MSB of the result is one.
P/V	Parity or overflow flag. Parity (P) and overflow (V) share the same flag. Logical operations affect this flag with the parity of the result while arithmetic operations affect this flag with the overflow of the result. If P/V holds parity, P/V=1 if the result of the operation is even, P/V=0 if result is odd. If P/V holds overflow, P/V=1 if the result of the operation produced an overflow.
H	Half-carry flag. H=1 if the add or subtract operation produced a carry into or borrow from bit 4 of the accumulator.
N	Add/Subtract flag. N=1 if the previous operation was a subtract.
B	H and N flags are used in conjunction with the decimal adjust instruction (DAA) to properly correct the result into packed BCD format following addition or subtraction using operands with packed BCD format.
I	The flag is affected according to the result of the operation.
●	The flag is unchanged by the operation.
0	The flag is reset by the operation.
1	The flag is set by the operation.
X	The flag is a "don't care".
V	P/V flag affected according to the overflow result of the operation.
P	P/V flag affected according to the parity result of the operation.
R	Any one of the CPU registers A, B, C, D, E, H, L.
S	Any 8-bit location for all the addressing modes allowed for that particular instruction.
W	Any 16-bit location for all the addressing modes allowed for that instruction.
i	Any one of the two index registers IX or IY.
R	Refresh counter.
n	8-bit value in range <0, 255>
m	16-bit value in range <0, 65535>

8-BIT LOAD GROUP  
'LD'

8-BIT LOAD GROUP

SOURCE																
		IMPLIED		REGISTER				REG INDIRECT		INDEXED		EXT. ADDR. IMM.				
	I	R	A	B	C	D	E	H	L	(HL)	(BC)	(DE)	(IX+d)	(IY+d)	(nn)	
REGISTER	A	ED 57	ED 5F	7F	78	79	7A	7B	7C	7D	7E	0A	1A	DD 7E	FD 3A	3E n
	B			47	40	41	42	43	44	45	46			DD 46	FD 06	d d n
	C			4F	48	49	4A	4B	4C	4D	4E			DD 4E	FD 0E	d d n
	D			57	50	51	52	53	54	55	56			DD 56	FD 16	d d n
	E			5F	58	59	5A	5B	5C	5D	5E			DD 5E	FD 1E	d d n
	H			E7	60	61	62	63	64	65	66			DD 66	FD 26	d d n
	L			6F	68	69	6A	6B	6C	6D	6E			DD 6E	FD 2E	d d n
DESTINATION	(HL)			77	70	71	72	73	74	75					DD 38	n
REG INDIRECT	(BC)			02												
	(DE)			12												
INDEXED	(IX+d)			DD 77	DD 70	DD 71	DD 72	DD 73	DD 74	DD 75				DD 36	n	n
	(IY+d)			FD 77	FD 70	FD 71	FD 72	FD 73	FD 74	FD 75				FD 36	n	n
EXT.ADDR.	(nn)			32 n	n	n										
IMPLIED	I			ED 47												
	R			ED 4F												

Mnemonic	Symbolic Operation	Flag					Op-Code				No. of Bytes	No. of M Cycles	No. of T States	Comments
		S	Z	H	P/V	N	C	76	543	210				
LD r, z	r → z	•	•	X	•	X	•	•	01	r z	1	4	r, z Reg.	
LD r, n	r → n	•	•	X	•	X	•	•	00	r 110	2	2	000 B	
									~	~ n			001 C	
LD r, (HL)	r ← (HL)	•	•	X	•	X	•	•	01	r 110	1	2	010 D	
LD r, (IX+d)	r ← (IX+d)	•	•	X	•	X	•	•	11 011 101	DD 3	5	19	011 E	
									~ d	~ d →			100 H	
LD r, (IY+d)	r ← (IY+d)	•	•	X	•	X	•	•	11 111 101	FD 3	5	19	101 L	
									01 r 110				111 A	
LD (HL), r	(HL) ← r	•	•	X	•	X	•	•	01 110 r					
LD (IX+d), r	(IX+d) ← r	•	•	X	•	X	•	•	11 011 101	DD 3	5	19		
									01 110 r					
LD (IY+d), r	(IY+d) ← r	•	•	X	•	X	•	•	11 111 101	FD 3	5	19		
									01 110 r					
LD (HL), n	(HL) ← n	•	•	X	•	X	•	•	00 110 110	36	2	3	10	
LD (IX+d), n	(IX+d) ← n	•	•	X	•	X	•	•	11 011 101	DD 4	5	19		
									00 110 110	36				
LD (IY+d), n	(IY+d) ← n	•	•	X	•	X	•	•	11 111 101	FD 4	5	19		
									00 110 110	36				
LD A, (BC)	A ← (BC)	•	•	X	•	X	•	•	00 001 010	0A	1	2	7	
LD A, (DE)	A ← (DE)	•	•	X	•	X	•	•	00 011 010	1A	1	2	7	
LD A, (nn)	A ← (nn)	•	•	X	•	X	•	•	00 111 010	3A	3	4	13	
									~ n	~ n				
LD (BC), A	(BC) ← A	•	•	X	•	X	•	•	00 000 010	02	1	2	7	
LD (DE), A	(DE) ← A	•	•	X	•	X	•	•	00 010 010	12	1	2	7	
LD (nn), A	(nn) ← A	•	•	X	•	X	•	•	00 110 010	32	3	4	13	
									~ n	~ n				
LD A, I	A ← I	†	†	X	0	X	IFF	0	• 11 101 101	ED 2	2	2	9	
LD A, R	A ← R	†	†	X	0	X	IFF	0	• 11 101 101	ED 2	2	2	9	
									01 010 111					
LD I, A	I ← A	•	•	X	•	X	•	•	• 11 101 101	ED 2	2	2	9	
									01 000 111	47				
LD R, A	R ← A	•	•	X	•	X	•	•	• 11 101 101	ED 2	2	2	9	
									01 001 111	4F				

Notes: r, s means any of the registers A, B, C, D, E, H, L

IFF the content of the interrupt enable flip-flop (IFF) is copied into the P/V flag

Flag Notation: • = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown,

† = flag is affected according to the result of the operation.

## 16-BIT LOAD GROUP 'LD' 'PUSH' AND 'POP'

REGISTER								IMM. EXT.	EXT. ADDR.	REG. INDIR.
AF	BC	DE	HL	SP	IX	IY	mn	(mn)	(SP)	
										F1
							01 n n	ED 4B n n		C1
							11 n n	ED 5B n n		D1
							21 n n	2A n n		E1
		F9		DD F9	FD F9		31 n n	ED 7B n n		
							DD 21 n n	DD 2A n n		DD E1
							FD 21 n n	FD 2A n n		FD E1
ED 43 n n	ED 53 n n	22 n n	ED 73 n n	DD 22 n n	FD 22 n n					
F5	CS	DS	ES		DD E5	FO E5				

**WASH  
INSTRUCTIONS**

**NOTE:** The Push & Pop Instructions adjust the SP after every execution.

POP  
INSTRUCTIONS

16-BIT LOAD GROUP														
Mnemonic	Symbolic Operation	Flags				Op-Code				No. of Bytes	No. of M Cycles	No. of T States	Comments	
		S	Z	H	P/V	N	C	76	543	210				
LD dd, nn	dd - nn	*	*	X	*	X	*	*	*	00 101 001	3	3	10	dd Pair
LD IX, nn	IX - nn	*	*	X	*	X	*	*	*	11 111 101 00 100 001	4	4	14	00 01 10 11 SF
LD IY, nn	IY - nn	*	*	X	*	X	*	*	*	11 111 101 00 100 001	4	4	14	
LD HL, (nn)	H - (nn+1) L - (nn)	*	*	X	*	X	*	*	*	00 101 010	2A	3	5	16
LD dd, (nn)	ddH - (nn+1) ddL - (nn)	*	*	X	*	X	*	*	*	11 101 101 01 dd1 011	ED	4	6	20
LD IX, (nn)	IXH - (nn+1) IXL - (nn)	*	*	X	*	X	*	*	*	11 011 101 00 101 010	DD	4	6	20
LD IY, (nn)	IYH - (nn+1) IYL - (nn)	*	*	X	*	X	*	*	*	11 111 101 00 101 010	FD	4	6	20
LD (nn), HL	(nn+1) - H (nn) - L	*	*	X	*	X	*	*	*	00 100 010	22	3	5	16
LD (nn), dd	(nn+1) - ddH (nn) - ddL	*	*	X	*	X	*	*	*	11 101 101 01 dd0 011	ED	4	6	20
LD (nn), IX	(nn+1) - IXH (nn) - IXL	*	*	X	*	X	*	*	*	11 011 101 00 100 010	DD	4	6	20
LD (nn), IY	(nn+1) - IYH (nn) - IYL	*	*	X	*	X	*	*	*	11 111 101 00 100 010	FD	4	6	20
LD SP, HL	SP - HL	*	*	X	*	X	*	*	*	11 111 001	F9	1	1	6
LD SP, IX	SP - IX	*	*	X	*	X	*	*	*	11 011 101	DD	2	2	10
LD SP, IY	'SP - IY	*	*	X	*	X	*	*	*	11 111 001	F9	2	2	10
PUSH qq	(SP-2) - qqL (SP-1) - qqH	*	*	X	*	X	*	*	*	11 011 101	DD	1	3	11
PUSH IX	(SP-2) - IXL (SP-1) - IXH	*	*	X	*	X	*	*	*	11 100 101	E5	2	4	15
PUSH IY	(SP-2) - IYL (SP-1) - IYH	*	*	X	*	X	*	*	*	11 111 101	FD	2	4	15
POP qq	qqH - (SP-1) qqL - (SP-1)	*	*	X	*	X	*	*	*	11 100 101	E5	1	3	10
POP IX	IXH - (SP-1)	*	*	X	*	X	*	*	*	11 011 101	DD	2	4	14
POP IY	IXL - (SP-1)	*	*	X	*	X	*	*	*	11 100 001	E1	2	4	14
	IYL - (SP)	*	*	X	*	X	*	*	*	11 111 101	FD	2	4	
		*	*	X	*	X	*	*	*	11 100 001	E1			

Notes: dd is any of the register pairs BC, DE, HL, SP  
 qq is any of the register pairs AF, BC, DE, HL  
 $(PAIR)_H$ ,  $(PAIR)_L$  refer to high order and low order eight bits of the register pair respectively.  
 e.g.  $BC_L = C, AF_H = A$

**Flag Notation:** \* = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown.  
I flag is affected according to the result of the operation.

**EXCHANGES  
'EX' AND 'EXX'**

IMPLIED ADDRESSING					
	AF'	BC', DE & HL'	HL	IX	IY
IMPLIED	AF	08			
	BC, DE & HL		D9		
	DE			E8	
REG. INDIR.	(SP)		E3	DD E3	FD E3

**BLOCK TRANSFER GROUP**

**BLOCK SEARCH GROUP**

SOURCE		SEARCH LOCATION
REG. INDIR.	(HL)	REG. INDIR.
DESTINATION	ED	'LDI' - Load (DE) $\leftarrow$ (HL) Inc HL & DE, Dec BC
	AD	
	ED	'LDI'' - Load (DE) $\leftarrow$ (HL) Inc HL & DE, Dec BC, Repeat until BC = 0
	BD	
	ED	'LDD' - Load (DE) $\leftarrow$ (HL) Dec HL & DE, Dec BC
	A8	
	ED	'LDR' - Load (DE) $\leftarrow$ (HL) Dec HL & DE, Dec BC, Repeat until BC = 0
	B8	

HL points to source  
DE points to destination  
BC is byte counter

SEARCH LOCATION
REG. INDIR.
(HL)
ED
A1
ED
B1
ED
A9
ED
B9

HL points to location in memory  
to be compared with accumulator  
contents  
BC is byte counter

**EXCHANGE GROUP AND BLOCK TRANSFER AND SEARCH GROUP**

Mnemonic	Symbolic Operation	S	Z	H	P/V	N	C	Op-Code	No. of Bytes	No. of M. Cycles	No. of T. States	Comments		
EX DE, HL	DE $\leftarrow$ HL	*	*	X	X	*	*	11 101 011	E8	1	1	4		
EX AF, AF	AF $\leftarrow$ AF'	*	*	X	X	*	*	00 001 000	08	1	1	4		
EXX	(BC $\leftarrow$ DE')	*	*	X	X	*	*	11 011 001	D9	1	1	4		
	(HL $\leftarrow$ I'L')											Register bank and auxiliary register bank exchange		
EX (SP), HL	H $\leftarrow$ (SP+1)	*	*	X	X	*	*	11 100 011	E3	1	5	19		
	L $\leftarrow$ (SP)													
EX (SP), IX	IX <sub>0</sub> $\leftarrow$ (SP+1)	*	*	X	X	*	*	11 101 101	DD	2	6	23		
	IX <sub>1</sub> $\leftarrow$ (SP)							11 100 011	E3					
EX (SP), IY	IY <sub>0</sub> $\leftarrow$ (SP+1)	*	*	X	X	*	*	11 111 101	FD	2	6	23		
	IY <sub>1</sub> $\leftarrow$ (SP)							11 100 011	E3					
LDI	(DE) $\leftarrow$ (HL)	*	*	X	0	X	†	0	*	11 101 101	ED	2	4	16
	DE $\leftarrow$ DE+1								10 100 000	AO				
	HL $\leftarrow$ HL+1													
	BC $\leftarrow$ BC-1													
	Repeat until BC = 0													
LDIR	(DE) $\leftarrow$ (HL)	*	*	X	0	X	†	0	*	11 101 101	ED	2	5	21
	DE $\leftarrow$ DE+1								10 110 000	BO	2	4	16	
	HL $\leftarrow$ HL+1													
	BC $\leftarrow$ BC-1													
	Repeat until BC = 0													
LDD	(DE) $\leftarrow$ (HL)	*	*	X	0	X	†	0	*	11 101 101	ED	2	4	16
	DE $\leftarrow$ DE-1								10 101 000	A8				
	HL $\leftarrow$ HL-1													
	BC $\leftarrow$ BC-1													
	Repeat until BC = 0													
LDOR	(DE) $\leftarrow$ (HL)	*	*	X	0	X	†	0	*	11 101 101	ED	2	5	21
	DE $\leftarrow$ DE-1								10 111 000	BB	2	4	16	
	HL $\leftarrow$ HL-1													
	BC $\leftarrow$ BC-1													
	Repeat until BC = 0													
CPI	A $\leftarrow$ (HL)	‡	‡	X	‡	X	‡	1	*	11 101 101	ED	2	4	16
	HL $\leftarrow$ HL+1								10 100 001	A1				
	BC $\leftarrow$ BC-1													
CPIR	'CPI'	(2)	(2)	X	‡	X	‡	1	*	11 101 101	ED	2	5	21
	A $\leftarrow$ (HL)	‡	‡	X	‡	X	‡	1	*	11 101 101	ED	2	4	16
	HL $\leftarrow$ HL+1								10 110 001	B1				
	BC $\leftarrow$ BC-1													
	Repeat until A = (HL) or BC = 0													
CPD	'CPD'	(2)	(2)	X	‡	X	‡	1	*	11 101 101	ED	2	4	16
	A $\leftarrow$ (HL)	‡	‡	X	‡	X	‡	1	*	11 101 101	ED	2	4	16
	HL $\leftarrow$ HL-1								10 101 001	A9				
	BC $\leftarrow$ BC-1													
CPDR	'CPDR'	(2)	(2)	X	‡	X	‡	1	*	11 101 101	ED	2	5	21
	A $\leftarrow$ (HL)	‡	‡	X	‡	X	‡	1	*	11 101 101	ED	2	4	16
	HL $\leftarrow$ HL-1								10 111 001	BB				
	BC $\leftarrow$ BC-1													
	Repeat until A = (HL) or BC = 0													

Notes: ① P/V flag is 0 if the result of BC-1 = 0, otherwise P/V = 1

② Z flag is 1 if A = (HL), otherwise Z = 0.

Flag Notation: \* = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown,  
‡ = flag is affected according to the result of the operation.

## 8-BIT ARITHMETIC AND LOGIC

SOURCE												
REGISTER ADDRESSING							REG. INDIR.	INDEXED	IMMEO.			
	A	B	C	D	E	H	L	(HL)	(IX+d)	(IY+d)		
'ADD'	87	80	81	82	83	84	85	86	8D	FD		
								86	86	CE		
								d	d	n		
ADD w CARRY 'ADC'	8F	88	89	8A	8B	8C	8D	8E	8D	FD		
								8E	8E	CE		
								d	d	n		
SUBTRACT 'SUB'	97	90	91	92	93	94	95	96	9D	FD		
								96	96	D6		
								d	d	n		
SUB w CARRY 'SBC'	9F	98	99	9A	9B	9C	9D	9E	9D	FD		
								9E	9E	DE		
								d	d	n		
'AND'	A7	A0	A1	A2	A3	A4	A5	A6	DD	FD		
								A6	A6	EE		
								d	d	n		
'XOR'	AF	A8	A9	AA	AB	AC	AD	AE	DD	AE		
								AE	AE	EE		
								d	d	n		
'OR'	B7	B0	B1	B2	B3	B4	B5	B6	DD	FD		
								B6	B6	F6		
								d	d	n		
COMPARE 'CP'	BF	B8	B9	BA	BB	BC	BD	BE	DD	FD		
								BE	BE	FE		
								d	d	n		
INCREMENT 'INC'	3C	04	0C	14	1C	24	2C	34	DD	FD		
								34	34			
								d	d			
DECREMENT 'DEC'	3D	05	0D	15	1D	25	2D	35	DD	FD		
								35	35			
								d	d			

## 8-BIT ARITHMETIC AND LOGICAL GROUP

Mnemonic	Symbolic Operation	Flags					Op-Code	No. of Bytes	No. of M	No. of T	Comments
		S	Z	H	P/V	N					
ADD A, r	A - A + r	t	t	X	t	X	V	0	t	10 [000] 110	r
ADD A, n	A - A + n	t	t	X	t	X	V	0	t	11 [000] 110	000
									-	-	001
									-	-	010
									-	-	011
									-	-	100
ADD A, (HL)	A - A + (HL)	t	t	X	t	X	V	0	t	10 [000] 110	
ADD A, (IX+d)	A - A + (IX+d)	t	t	X	t	X	V	0	t	11 011 101	001
									-	-	101
									-	-	111
ADD A, (IY+d)	A - A + (IY+d)	t	t	X	t	X	V	0	t	11 111 101	
									-	-	10 [000] 110
									-	-	
ADC A, z	A - A + z + CY	t	t	X	t	X	V	0	t	[001]	s is any of r, n, (HL), (IX+d), (IY+d) as shown for ADD instruction.
SUB s	A - A - s	t	t	X	t	X	V	1	t	[010]	
SBC A, s	A - A - s - CY	t	t	X	t	X	V	1	t	[011]	The indicated bits replace the [000] in the ADD set above.
AND A, z	A - A & z	t	t	X	t	X	P	0	t	[100]	
DR r	A - A & r	t	t	X	0	X	P	0	t	[110]	
XOR s	A - A $\oplus$ s	t	t	X	0	X	P	0	t	[101]	
CP s	A - A = s	t	t	X	1	X	V	1	t	[111]	
INC r	r - r + 1	t	t	X	1	X	V	0	*	00 r [100]	1
INC (HL)	(HL) - (HL)+1	t	t	X	1	X	V	0	*	00 110 [100]	1
INC (IX+d)	(IX+d) - (IX+d)+1	t	t	X	1	X	V	0	*	11 011 101	DD
									-	-	[000]
								-	-	-	23
INC (IY+d)	(IY+d) - (IY+d)+1	t	t	X	1	X	V	0	*	11 111 101	FD
								-	-	-	3
DEC s	s - s - 1	t	t	X	1	X	V	1	*	[101]	
								-	-	-	6
								-	-	-	23

Notes: The V symbol in the P/V flag column indicates that the P/V flag contains the overflow of the result of the operation. Similarly the P symbol indicates parity. V = 1 means overflow, V = 0 means not overflow, P = 1 means parity of the result is even, P = 0 means parity of the result is odd.

Flag Notation: \* = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown.  
t = flag is affected according to the result of the operation.

## GENERAL PURPOSE ARITHMETIC AND CPU CONTROL GROUPS

Mnemonic	Symbolic Operation	Flags								Op-Code 76 543 210 Hex	No. of Bytes	No. of M Cycles	No. of T States	Comments
		S	Z	H	P/V	N	C	1	27					
DAA	Converts acc. content into packed BCD following add or subtract with packed BCD operands	#	#	X	X	*	1	00 100 111	27	1	1	1	4	Decimal adjust accumulator
CPL	A - $\bar{A}$	*	*	X	1	X	*	1	00 101 111	2F	1	1	4	Complement accumulator
NEG	A - $\bar{A} + 1$	#	#	X	#	X	V	1	11 101 101 01 000 100	ED	2	2	8	(One's complement) Negate acc. (two's complement)
CCF	CY - $\bar{CY}$	*	*	X	X	*	0	1	00 111 111	3F	1	1	4	Complement carry flag
SCF	CY - 1	*	*	X	0	X	*	0	1	00 110 111	37	1	1	4
NOP	No operation	*	*	X	*	X	*	*	00 000 000	00	1	1	4	
HALT	CPU halted	*	*	X	*	X	*	*	01 110 110	76	1	1	4	
DI *	IFF = 0	*	*	X	*	X	*	*	11 110 011	F3	1	1	4	
EI *	IFF = 1	*	*	X	*	X	*	*	11 111 011	FB	1	1	4	
IM 0	Set interrupt mode 0	*	*	X	*	X	*	*	11 101 101	ED	2	2	8	
IM 1	Set interrupt mode 1	*	*	X	*	X	*	*	01 000 110	46				
IM 2	Set interrupt mode 2	*	*	X	*	X	*	*	11 101 101	ED	2	2	8	

## GENERAL PURPOSE AF OPERATIONS

Decimal Adjust Acc. 'DAA'	27
Complement Acc. 'CPL'	2F
Negate Acc. 'NEG' (2's complement)	ED 44
Complement Carry Flag 'CCF'	3F
Set Carry Flag 'SCF'	37

## MISCELLANEOUS CPU CONTROL

'NOP'	00
'HALT'	76
DISABLE INT 'DI'	F3
ENABLE INT 'EI'	FB
SET INT MODE 0 'IM 0'	ED 46
SET INT MODE 1 'IM 1'	ED 56
SET INT MODE 2 'IM 2'	ED 5E

8080A MODE  
RESTART TO LOCATION 0038H  
INDIRECT CALL USING REGISTER I AND 8 BITS FROM INTERRUPTING DEVICE AS A POINTER.

Notes: IFF indicates the interrupt enable flip-flop  
CY indicates the carry flip-flop.

Flag Notation: \* = flag not affected, 0 = flag reset, 1 = flag set, X = flag unknown,  
† = flag is affected according to the result of the operation.  
\* = Interrupts are not sampled at the end of EI or DI

## 16-BIT ARITHMETIC GROUP

Mnemonic	Symbolic Operation	Flags						Op-Code	No. of Bytes	No. of Cycles	No. of M-States	No. of T-States	Comments	
		S	Z	H	P/V	N	C							
ADD HL, ss	HL - HL+ss	•	•	X	X	X	•	00 ss1 001	1	3	11	ss	Reg.	
ADC HL, ss	HL - HL+ss+CY	•	•	X	X	X	V	0	11 101 101 01 ss1 010	ED	2	4	15	00 BC 01 DE 10 HL 11 SP
SBC HL, ss	HL - HL-ss-CY	•	•	X	X	X	V	1	11 101 101 01 ss0 010	ED	2	4	15	
ADD IX, pp	IX + IX + pp	•	•	X	X	X	•	0	11 001 101 00 pp1 001	DD	2	4	15	pp Reg. 00 BC 01 DE 10 IX 11 SP
ADD IY, rr	IY - IY + rr	•	•	X	X	X	•	0	11 111 101 00 rr1 001	FD	2	4	15	rr Reg. 00 BC 01 DE 10 IY 11 SP
INC ss	ss - ss + 1	•	•	X	•	X	•	•	00 ss0 011		1	1	6	
INC IX	IX - IX + 1	•	•	X	•	X	•	•	11 011 101 00 100 011	DD	2	2	10	
INC IY	IY - IY + 1	•	•	X	•	X	•	•	11 111 101 00 100 011	FD	2	2	10	
DEC ss	ss - ss - 1	•	•	X	•	X	•	•	00 ss1 011		1	1	6	
DEC IX	IX - IX - 1	•	•	X	•	X	•	•	11 011 101 00 101 011	DD	2	2	10	
DEC IY	IY - IY - 1	•	•	X	•	X	•	•	11 111 101 00 101 011	FD	2	2	10	

Notes:  
 ss is any of the register pairs BC, DE, HL, SP  
 pp is any of the register pairs BC, DE, IX, SP  
 rr is any of the register pairs BC, DE, IY, SP.

Flag Notation:  
 • = flag not affected, 0 = flag reset, 1 = flag set, X = flag unknown.  
 { = flag is affected according to the result of the operation.

## 16-BIT ARITHMETIC


## SOURCE

DESTINATION

	BC	DE	HL	SP	IX	IY
'ADD'	HL	09	19	29	39	
	IX	DD 09	DD 19		DD 39	DD 29
	IY	FD 09	FD 19		FD 39	FD 29
ADD WITH CARRY AND SET FLAGS 'ADC'	HL	ED 4A	ED 5A	ED 6A	ED 7A	
SUB WITH CARRY AND SET FLAGS 'SBC'	HL	ED 42	ED 52	ED 62	ED 72	
INCREMENT 'INC'		03	13	23	33	DD 23
DECREMENT 'DEC'		0B	1B	2B	3B	DD 2B

## ROTATES AND SHIFTS

Source and Destination											
	A	B	C	D	E	H	L	(HL)	(IX+d)	(IY+d)	
'RLC'	CB 07	CB 00	CB 01	CB 02	CB 03	CB 04	CB 05	CB d	DD FD	CB d	
								06	06	06	
'RRC'	CB OF	CB 08	CB 09	CB 0A	CB 0B	CB 0C	CB 0D	CB d	DD FD	CB d	
								0E	0E	0E	
'RL'	CB 17	CB 10	CB 11	CB 12	CB 13	CB 14	CB 15	CB d	DD FD	CB d	
								16	16	16	
'RR'	CB 1F	CB 18	CB 19	CB 1A	CB 1B	CB 1C	CB 1D	CB d	DD FD	CB d	
								1E	1E	1E	
'SLA'	CB 27	CB 20	CB 21	CB 22	CB 23	CB 24	CB 25	CB d	DD FD	CB d	
								26	26	26	
'SRA'	CB 2F	CB 28	CB 29	CB 2A	CB 2B	CB 2C	CB 2D	CB d	DD FD	CB d	
								2E	2E	2E	
'SRL'	CB 3F	CB 38	CB 39	CB 3A	CB 3B	CB 3C	CB 3D	CB d	DD FD	CB d	
								3E	3E	3E	
'RLD'									ED 6F		
'RRD'									ED 67		



## ROTATE AND SHIFT GROUP

Mnemonic	Symbolic Operation	Flags				Op-Code		No.of Bytes	No.of M Cycle States	No.of T States	Comments		
		S	Z	H	P/V	N	C						
RLCA	$\boxed{CY} \rightarrow \boxed{b_7-b_0}$ A	*	*	X	0	X	*	0	00 000 111	07	1	1	4
RLA	$\boxed{CY} \rightarrow \boxed{b_7-b_0}$ A	*	*	X	0	X	*	0	00 010 111	17	1	1	4
RRCA	$\boxed{b_7-b_0} \rightarrow \boxed{CY}$ A	*	*	X	0	X	*	0	00 001 111	0F	1	1	4
RRA	$\boxed{b_7-b_0} \rightarrow \boxed{CY}$ A	*	*	X	0	X	*	0	00 011 111	1F	1	1	4
RLCl		†	†	X	0	X	P	0	11 001 011	CB	2	2	8
RLC(HL)		†	†	X	0	X	P	0	11 001 011	CB	2	4	15
RLC(IX+d)	$\boxed{CY} \rightarrow \boxed{b_7-b_0}$ r, (HL), (IX+d), (IY+d)	†	†	X	0	X	P	0	11 011 101	DD	4	6	23
RLC(IY+d)		†	†	X	0	X	P	0	11 111 101	CB	4	6	23
RLs	$\boxed{CY} \rightarrow \boxed{b_7-b_0}$ s $\equiv r, (HL), (IX+d), (IY+d)$	†	†	X	0	X	P	0	11 001 110	00			
RRCs	$\boxed{b_7-b_0} \rightarrow \boxed{CY}$ s $\equiv r, (HL), (IX+d), (IY+d)$	†	†	X	0	X	P	0	00	001			
RRs	$\boxed{b_7-b_0} \rightarrow \boxed{CY}$ s $\equiv r, (HL), (IX+d), (IY+d)$	†	†	X	0	X	P	0	00	011			
SLAs	$\boxed{CY} \rightarrow \boxed{b_7-b_0}$ s $\equiv r, (HL), (IX+d), (IY+d)$	†	†	X	0	X	P	0	100	00			
SRA s	$\boxed{b_7-b_0} \rightarrow \boxed{CY}$ s $\equiv r, (HL), (IX+d), (IY+d)$	†	†	X	0	X	P	0	101	00			
SRLs	$\boxed{b_7-b_0} \rightarrow \boxed{CY}$ s $\equiv r, (HL), (IX+d), (IY+d)$	†	†	X	0	X	P	0	111	00			
RLD	$\boxed{A} \rightarrow \boxed{b_7-b_0}$ (HL)	†	†	X	0	X	P	0	11 101 101	ED	2	5	18
RRD	$\boxed{A} \rightarrow \boxed{b_7-b_0}$ (HL)	†	†	X	0	X	P	0	11 101 101	ED	2	5	18

Flag Notation: \* = flag not affected, 0 = flag reset, 1 = flag set, X = flag unknown, † = flag is affected according to the result of the operation.

Instruction format and states are as shown for RLC's. To form new Op-Code replace **000** of RLC's with shown code

## BIT MANIPULATION GROUP

	REGISTER ADDRESSING						REG. INDIR.	INDEXED		
BIT	A	B	C	D	E	H	L	(HL)	(IX+d)	(IY+d)
TEST 'BIT'	0	CB	CB	CB	CB	CB	CB	CB	FD	CB
	47	40	41	42	43	44	45	46	d	46
	1	CB	CB	CB	CB	CB	CB	CB	FD	CB
	4F	48	49	4A	4B	4C	4D	4E	d	45
	2	CB	CB	CB	CB	CB	CB	CB	FD	CB
	57	50	51	52	53	54	55	56	d	46
	3	CB	CB	CB	CB	CB	CB	CB	FD	CB
	5F	58	59	5A	5B	5C	5D	5E	d	45
	4	CB	CB	CB	CB	CB	CB	CB	FD	CB
	67	60	61	62	63	64	65	66	d	46
RESET BIT 'RES'	5	CB	CB	CB	CB	CB	CB	CB	FD	CB
	6F	68	69	6A	6B	6C	6D	6E	d	46
	6	CB	CB	CB	CB	CB	CB	CB	FD	CB
	77	70	71	72	73	74	75	76	d	46
	7	CB	CB	CB	CB	CB	CB	CB	FD	CB
	7F	78	79	7A	7B	7C	7D	7E	d	46
	0	CB	CB	CB	CB	CB	CB	CB	FD	CB
	87	80	81	82	83	84	85	86	d	46
SET BIT 'SET'	1	CB	CB	CB	CB	CB	CB	CB	FD	CB
	8F	88	89	8A	8B	8C	8D	8E	d	46
	2	CB	CB	CB	CB	CB	CB	CB	FD	CB
	97	90	91	92	93	94	95	96	d	46
	3	CB	CB	CB	CB	CB	CB	CB	FD	CB
	9F	98	99	9A	9B	9C	9D	9E	d	46
	4	CB	CB	CB	CB	CB	CB	CB	FD	CB
	A7	A0	A1	A2	A3	A4	A5	A6	d	46
TEST 'BIT'	5	CB	CB	CB	CB	CB	CB	CB	FD	CB
	AF	A8	A9	AA	AB	AC	AD	AE	d	46
	6	CB	CB	CB	CB	CB	CB	CB	FD	CB
	B7	B0	B1	B2	B3	B4	B5	B6	d	46
	7	CB	CB	CB	CB	CB	CB	CB	FD	CB
	BF	BB	BB	BA	BB	BC	BD	BE	d	46
	0	CB	CB	CB	CB	CB	CB	CB	FD	CB
	C7	CB	C1	C2	C3	C4	C5	C6	d	46
TEST 'BIT'	1	CB	CB	CB	CB	CB	CB	CB	FD	CB
	CF	CB	C9	CA	CC	CD	CE	CF	d	46
	2	CB	CB	CB	CB	CB	CB	CB	FD	CB
	D7	D0	D1	D2	D3	D4	D5	D6	d	46
	3	CB	CB	CB	CB	CB	CB	CB	FD	CB
	DF	D8	D9	DA	DB	DC	DD	DE	d	46
	4	CB	CB	CB	CB	CB	CB	CB	FD	CB
	E7	E0	E1	E2	E3	E4	E5	E6	d	46
TEST 'BIT'	5	CB	CB	CB	CB	CB	CB	CB	FD	CB
	EF	E8	E9	EA	EB	EC	ED	EE	d	46
	6	CB	CB	CB	CB	CB	CB	CB	FD	CB
	F7	F0	F1	F2	F3	F4	F5	F6	d	46
	7	CB	CB	CB	CB	CB	CB	CB	FD	CB
	FF	F8	F9	FA	F8	FC	FD	FE	d	46

## BIT SET, RESET AND TEST GROUP

Mnemonic	Symbolic Operation	Flags						Op Code		No. of M	No. of T	Comments
		S	Z	H	P/V	N	C	76	543	210	Bytes	
BIT b, r	Z = tb	X	t	X	I	X	X	0	• 11 001 011	CB	2	2
BIT b, (HL)	Z = [HL] <sub>b</sub>	X	I	X	I	X	X	0	• 11 001 011	CB	2	3
BIT b, (IX+d)	Z = [(IX+d)] <sub>b</sub>	X	I	X	I	X	X	0	• 11 011 101	DD	4	5
BIT b, (IY+d)	Z = [(IY+d)] <sub>b</sub>	X	I	X	I	X	X	0	• 11 001 011	CB	20	20
BIT b, (IY+d)	Z = [(IY+d)] <sub>b</sub>	X	I	X	I	X	X	0	• 11 111 101	FD	4	5
BIT b, (IY+d)	Z = [(IY+d)] <sub>b</sub>	X	I	X	I	X	X	0	• 11 001 011	CB	20	000
SET b, r	t <sub>b</sub> = 1	•	*	X	*	X	*	*	• 11 001 011	CB	2	2
SET b, (HL)	(HL) <sub>b</sub> = 1	•	*	X	*	X	*	*	• 11 001 011	CB	2	4
SET b, (IX+d)	(IX+d) <sub>b</sub> = 1	•	*	X	*	X	*	*	• 11 011 101	DD	4	6
SET b, (IX+d)	(IX+d) <sub>b</sub> = 1	•	*	X	*	X	*	*	• 11 001 011	CB	23	23
SET b, (IY+d)	(IY+d) <sub>b</sub> = 1	•	*	X	*	X	*	*	• 11 111 101	FD	4	6
SET b, (IY+d)	(IY+d) <sub>b</sub> = 1	•	*	X	*	X	*	*	• 11 001 011	CB	23	23
RES b, s	t <sub>b</sub> = 0	•	*	X	*	X	*	*	• 10			
	s ≡ r, (HL), (IX+d), (IY+d)											To form new D <sub>p</sub> . Code replace [1] of SET b, s with [10]. Flags and time states for SET instruction

Notes: The notation t<sub>b</sub> indicates bit b (0 to 7) or location t.

Flag Notation: • = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown,  
I = flag is affected according to the result of the operation.

### JUMP GROUP

#### JUMP GROUP

##### CONDITION

		UN-COND.	CARRY	NON-CARRY	ZERO	NON-ZERO	PARITY EVEN	PARITY ODD	SIGN NEG.	SIGN POS.	RES B/R/D
JUMP 'JP'	IMMEDIATE, EXT.	nn	C3 n n	DA n n	D2 n n	CA n n	C2 n n	EA n n	E2 n n	FA n n	F2 n n
JUMP 'JR'	RELATIVE	PC - e	18 e 2	3B e 2	3D e 2	2B e 2	20 e 2				
JUMP 'JP'	REG. INDIR.	(HL)	E8								
JUMP 'JP'		(IX)	00								
JUMP 'JP'		(IY)	FD								
DECREMENT B, JUMP IF NON ZERO 'DJNZ'	RELATIVE	PC - e								10	e 2

Mnemonic	Symbolic Operation	Flags						Op-Code		No. of Bytes	No. of M Cycles	No. of M States	No. of T States	Comments
		S	Z	H	P/V	N	C	76 543 210	Hex					
JP nn	PC - nn	•	•	X	•	X	•	•	11 000 011	C3	3	3	10	cc Condition 000 NZ non zero 001 Z zero 010 NC non carry 011 C carry 100 PD parity odd 101 PE parity even 110 P sign positive 111 M sign negative
JP cc, nn	If condition cc is true PC - nn, otherwise continue	•	•	X	•	X	•	•	11 cc 010	-	3	3	10	
JR e	PC - PC + e	•	•	X	•	X	•	•	00 011 000	18	2	3	12	
JR C, e	If C = 0, continue If C = 1, PC - PC+e	•	•	X	•	X	•	•	00 111 000	38	2	2	7	If condition not met
JR NC, e	If C = 1, continue If C = 0, PC - PC+e	•	•	X	•	X	•	•	00 110 000	30	2	2	7	If condition not met
JR Z, e	If Z = 0 continue If Z = 1, PC - PC+e	•	•	X	•	X	•	•	00 101 000	28	2	2	7	If condition not met
JR NZ, e	If Z = 1, continue If Z = 0, PC - PC+e	•	•	X	•	X	•	•	00 100 000	20	2	2	7	If condition not met
JP (HL)	PC - HL	•	•	X	•	X	•	•	11 101 001	E9	1	1	4	
JP (IX)	PC - IX	•	•	X	•	X	•	•	11 011 101 11 101 001	DD	2	2	8	
JP (IY)	PC - IY	•	•	X	•	X	•	•	11 111 101 11 101 001	FO	2	2	8	
DJNZ, #	B - B-1 If B = 0, continue If B ≠ 0, PC - PC+e	•	•	X	•	X	•	•	00 010 000	10	2	2	8	If B = 0
									- e2 -		2	3	13	If B ≠ 0

Notes: e represents the extension in the relative addressing mode.

e is a signed two's complement number in the range <-128, 129>

e-2 in the op-code provides an effective address of pc+e as PC is incremented by 2 prior to the addition of e.

Flag Notation: • = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown,  
I = flag is affected according to the result of the operation.

### CALL AND RETURN GROUP

#### CONDITION

		UN-COND.	CARRY	NON CARRY	ZERO	NON ZERO	PARITY EVEN	PARITY ODD	SIGN NEG.	SIGN POS.	REG. B/F#
'CALL'	IMMED. EXT.	nn	CD n n n	DC n n n	D4 n n n	CC n n n	C4 n n n	EC n n n	E4 n n n	FC n n n	F4 n n n
RETURN 'RET'	REGISTER INDIR.	(SP) (SP+1)	C9	D8	D0	C8	CD	E8	E0	F8	F0
RETURN FROM INT 'RETI'	REGISTER INDIR.	(SP) (SP+1)	ED 4D								
RETURN FROM NONMASKABLE INT 'RETN'	REGISTER INDIR.	(SP) (SP+1)	ED 45								

NOTE - CERTAIN FLAGS HAVE MORE THAN ONE PURPOSE.  
REFER TO Z80 CPU TECHNICAL MANUAL FOR DETAILS.

#### RESTART GROUP

OP CODE		
C A L L  A D D R E S S	0000H	C7 'RST 0'
	0008H	CF 'RST 8'
	0010H	D7 'RST 16'
	0018H	DF 'RST 24'
	0020H	E7 'RST 32'
	0028H	EF 'RST 40'
	0030H	F7 'RST 48'
	0038H	FF 'RST 56'

### CALL AND RETURN GROUP

Mnemonic	Symbolic Operation	Flags						Op-Code	No. of Bytes	No. of M/Cycles	No. of T States	Comments
		S	Z	H	P/V	N	C					
CALL nn	(SP-1) - PC <sub>H</sub> (SP-2) - PC <sub>L</sub> PC - nn	•	•	X	•	X	•	11 001 101	C0	3	5	17
CALL cc, nn	If condition cc is false continue, otherwise same as CALL nn	•	•	X	•	X	•	11 cc 100		3	3	10
RET	PC <sub>L</sub> - (SP) PC <sub>H</sub> - (SP+1)	•	•	X	•	X	•	11 001 001	C9	1	3	10
RET cc	If condition cc is false continue, otherwise same as RET	•	•	X	•	X	•	11 cc 000		1	1	5
RETI	Return from interrupt	•	•	X	•	X	•	11 101 101	ED	2	4	14
RETN <sup>1</sup>	Return from non maskable interrupt	•	•	X	•	X	•	11 101 101 01 000 101	ED 45	2	4	14
RST p	(SP-1) - PC <sub>H</sub> (SP-2) - PC <sub>L</sub> PC <sub>H</sub> = 0 PC <sub>L</sub> = p	•	•	X	•	X	•	11 1 111		1	3	11
										t		p
										000	00H	
										001	08H	
										010	10H	
										011	18H	
										100	20H	
										101	28H	
										110	30H	
										111	38H	

<sup>1</sup> RETN loads IFF<sub>2</sub> = IFF<sub>1</sub>

Flag Notation: • = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown,  
† = flag is affected according to the result of the operation.

INPUT  
DESTINATION

INPUT GROUP

PORT ADDRESS		
	IMMED.	REG. INDIR.
	n	(C)
	A	DB n 78
	E	ED 40
	G	
	B	ED 48
	D	ED 50
	D	
	E	ED 58
	S	ED 60
	S	
	I	ED 68
	N	
	G	ED A2
		ED B2
		ED AA
		ED BA
'INI' - INPUT & Inc HL, Dec B		
'INR' - INP, Inc HL, Dec B, REPEAT IF B ≠ 0		
'IND' - INPUT & Dec HL, Dec B		
'INDR' - INPUT, Dec HL, Dec B, REPEAT IF B ≠ 0		

OUTPUT GROUP

SOURCE

REGISTER								REG. IND.
	A	B	C	D	E	H	L	(HL)
	D3							
'OUT'								
REG. IND.	(C)	ED 79	ED 41	ED 49	ED 51	ED 59	ED 61	ED 69
'OUTI' - OUTPUT Inc HL, Dec b								ED A3
'OTR' - OUTPUT, Inc HL, Dec B, REPEAT IF B ≠ 0								ED B3
'OUTD' - OUTPUT Dec HL, Dec B								ED AB
'OTDR' - OUTPUT, Dec HL, Dec B, REPEAT IF B ≠ 0								ED BB

PORT  
DESTINATION  
ADDRESS

BLOCK  
OUTPUT  
COMMANDS

INPUT AND OUTPUT GROUP

Mnemonic	Symbolic Operation	Flags						Op-Code	No. of Bytes	No. of M Cycles	No. of T States	Comments	
		S	Z	H	P/V	N	C						
IN A, (n)	A = [n]	•	• X	• X	•	•	•	11 001 011	DB	2	3	11	
	r ~ (C) if r = 110 only the flags will be affected	t	1	X	1	X	P	0	11 101 101	ED	2	3	12
INI	(HL) ~ (C)	X	1	X	X	X	X	1	• 11 101 101	ED	2	4	16
	B = B - 1 HL = HL + 1								10 100 010	A2			
INIR	(HL) ~ (C)	X	1	X	X	X	X	1	• 11 101 101	ED	2	5	21
	B = B - 1 HL = HL + 1 Repeat until B = 0								10 110 010	B2	2	4	16
IND	(HL) ~ (C)	X	1	X	X	X	X	1	• 11 101 101	EO	2	4	16
	B = B - 1 HL = HL - 1								10 101 010	AA			
INDR	(HL) ~ (C)	X	1	X	X	X	X	1	• 11 101 101	ED	2	5	21
	B = B - 1 HL = HL - 1 Repeat until B = 0								10 111 010	BA	2	4	16
DUT (n), A (n) - A	• • X • X • •	•	•	X	• X	• X	•	•	11 010 011	D3	2	3	11
									- n -				
DUT (C), r (C) - r	• • X • X • •	•	•	X	• X	• X	•	•	11 101 101	ED	2	3	12
									01 r 001				
DUTI	(C) - (HL)	X	1	X	X	X	X	1	• 11 101 101	ED	2	4	16
	B = B - 1 HL = HL + 1								10 100 011	A3			
DTIR	(C) - (HL)	X	1	X	X	X	X	1	• 11 101 101	ED	2	5	21
	B = B - 1 HL = HL + 1 Repeat until B = 0								10 110 011	B3	2	4	16
DUTD	(D) - (HL)	X	1	X	X	X	X	1	• 11 101 101	ED	2	4	16
	B = B - 1 HL = HL - 1								10 101 011	AB			
DTDR	(D) - (HL)	X	1	X	X	X	X	1	• 11 101 101	ED	2	5	21
	B = B - 1 HL = HL - 1 Repeat until B = 0								10 111 011	BB	2	4	16

Notes: ① If the result of B - 1 is zero the Z flag is set, otherwise it is reset.

Flag Notation: \* = flag not affected, 0 = flag reset, 1 = flag set, X = flag unknown,  
† = flag is affected according to the result of the operation.

**MASKABLE (INT)**Mode 0


Place instruction onto Data Bus during INTA = MI \* IORD like 8080A

Mode 1

Restart to 38H or S610 ('RST 56')

Mode 2

Used by Z80 Peripherals

**NON MASKABLE (NMI)**

Restart to 66H or 10210

**INTERRUPT ENABLE/DISABLE FLIP-FLOPS**

Action	IFF <sub>1</sub>	IFF <sub>2</sub>
CPU Reset	0	0
DI	0	0
EI	1	1
LD A, I	*	*
		IFF <sub>2</sub> ~ Parity flag
LD A, R	*	*
		IFF <sub>2</sub> ~ Parity flag
Accept NMI	0	*
RETN	IFF <sub>2</sub>	*
		IFF <sub>2</sub> ~ IFF <sub>1</sub>
Accept INT	0	0
RETI	*	*

" \* " indicates no change

**REGISTER SELECTION**

SELECT LINES		REGISTER SELECTED	
C/D	B/A		
0	0	A Data	
0	1	B Data	
1	0	A Control	
1	1	B Control	

**LOAD INTERRUPT VECTOR**

D7	V7	V6	V5	V4	V3	V2	V1	0	D0
Control Register									

**SET OPERATING MODE**

D7	M0	X	X	M1	M0	Mode	D0
0	0	0	0	0	0	Output	
1	0	1	1	1	1	Input	
2	1	0	0	1	1	Bidirectional	
3	1	1	1	1	1	Bit Control	

If Mode 3 selected, the next control word to the PIO is

D7	I/O <sub>7</sub>	I/O <sub>6</sub>	I/O <sub>5</sub>	I/O <sub>4</sub>	I/O <sub>3</sub>	I/O <sub>2</sub>	I/O <sub>1</sub>	I/O <sub>0</sub>	D0
Control Register									
I/O = 1 Sets bit to Input I/O = 0 Sets bit to Output									

**SET INTERRUPT CONTROL**

D7	Int Enable	AND/OR	High/Low	Mask Follows	0	1	1	1	D0
Control Register									

In Mode 3 if Mask follows = 1, the next control word to the PIO is

D7	M <sub>B7</sub>	M <sub>B6</sub>	M <sub>B5</sub>	M <sub>B4</sub>	M <sub>B3</sub>	M <sub>B2</sub>	M <sub>B1</sub>	M <sub>B0</sub>	D0
Control Register									
MB = 0 Monitor the bit MB = 1 Mask the bit									

**ENABLE / DISABLE INTERRUPTS**

D7	Int Enable	X	X	X	X	0	0	1	1	D0
Control Register										

## CTC PROGRAMMING SUMMARY

### REGISTER SELECTION


SELECT LINES CS <sub>1</sub>	CS <sub>0</sub>	CHANNEL SELECTED	PRIORITY
0	0	0	Highest
0	1	1	
* 1	0	2	
1	1	3	Lowest

READ = DOWN COUNTER

WRITE = CONTROL REGISTER


### LOAD INTERRUPT VECTOR

CS<sub>0</sub> = CS<sub>1</sub> = 0




XX is the binary equivalent of interrupting channel number.

### SET OPERATING MODE



If Load Time Constant = 1 the next control word is the Time Constant:



CTC Channel interrupts when 01H is decremented to 00H

Time Content      Decimal counts to interrupt

01H	1
*	*
*	*
FFH	255
00H	256


## SIO PROGRAMMING SUMMARY

### CHANNEL SELECTION


C/D	B/A	FUNCTION
0	0	Channel A Data
0	1	Channel B Data
1	0	Channel A Commands/Status
1	1	Channel B Commands/Status

### READ REGISTERS

#### READ REGISTER 0




#### READ REGISTER 2\*



INTERRUPT VECTOR

\*Can Only Be Read By Channel B.


#### READ REGISTER 1



## WRITE REGISTERS


WRITE REGISTER 0											
D7	D6	D5	D4	D3	D2	D1	D0				
0	0	0	0	0	0	0	0				
0	0	0	1	0	0	1	REGISTER 1				
0	0	1	0	0	0	1	REGISTER 2				
0	1	1	0	0	1	1	REGISTER 3				
1	0	0	0	0	0	1	REGISTER 4				
1	0	0	1	0	1	0	REGISTER 5				
1	1	0	0	0	1	1	REGISTER 6				
1	1	1	1	0	1	1	REGISTER 7				
0	0	0	0	NULL CODE							
0	0	1	0	SEND ABDOT (SDLC)							
0	1	0	0	RESET EXT. SYSTEMS INTERRUPTS							
0	1	1	0	CHANNEL RESET							
1	0	0	0	RESET RAI NT ON FIRST CHARACTER							
1	0	0	0	RESET HANT PENDING							
1	1	0	0	ERROR RESET							
1	1	1	1	RETURN FROM INT (CH-A-ONLY)							
0	0	NULL CODE									
0	1	RESET RA CRC CHECKER									
1	0	RESET RA CRC GENERATOR									
1	1	RESET CRC/SYNCS SENT/SENDING LATCH									

### WRITE REGISTER 2\*




\*Can Only Be Written By Channel 8


#### WRITE REGISTER 3




WHITE REGISTER 1




**WRITE REGISTER A**




**WRITE REGISTER F**



#### **WRITE REGISTER 6**



**WRITE REGISTER**



\* FOR SDLC IT MUST BE PROGRAMMED

STATUS AFFECTS VECTOR (Da) (FROM WRITE REG 1)

If this mode is selected, the vector returned from an interrupt acknowledge cycle will be variable according to the following:

	V <sub>3</sub>	V <sub>2</sub>	V <sub>1</sub>	
Ch B	0	0	0	Ch B Transmit Buffer Empty
	0	0	1	Ch B External/Status Change
	0	1	0	Ch B Receive Character Available
	0	1	1	Ch B Special Receive Condition
Ch A	1	0	0	Ch A Transmit Buffer Empty
	1	0	1	Ch A External/Status Change
	1	1	0	Ch A Receive Character Available
	1	1	1	Ch A Special Receive Condition

If this bit is 0, the fixed vector programmed in the vector register is returned.